


# B85M01

FAB:A


1. Index / Block diagram
2. SMBus MAP
3. Clock Distribution
4. Power Delivery Map
5. Power On Sequence
6. Reset / Power Good Map
7. Strap/IRQ/IDSel Table
8. GPIO Table
- 9-13. CPU
14. DDR3-1:CHA
15. DDR3-1:CHB
16. PCIE 16X/1X
17. HDMI/DVI/VGA
18. XDP/DMI\_LAI
- 19-25. PCH
26. PCIE TO PCI BRIDGE
27. PCI SLOT X2
28. LAN RTL8111F
29. REAR USB 3.0
30. FRONT USB2.0 Header
31. AUDIO ALC662
32. AUDIO CONN/HEADER
33. SPI\_Socket\_ROM
34. SIO-IT8728
35. PS2/COM/LPT
36. FAN /TPM
37. ATX CONN/FP PANEL/EMI PART
38. Linear Power
39. 1.05V\_PCH/ME
40. 5V\_DUAL/3D3V\_DUAL
41. V\_SM
42. Vcore PWM
43. Vcore Driver



**FOXCONN**  
FOXCONN PCEG


Index / Block diagram		
Size	Document Number	Rev
C	B85M01	A
Date	Tuesday, May 07, 2013	Sheet 1 of 43

# SMBUS DIAGRAM




FOXCONN PCEG

SMBus MAP		
Size	Document Number	Rev
C	B85M01	A
Date	Tuesday, May 07, 2013	Sheet 2 of 43




# POWER DELIVERY MAP



Power Delivery Map		
Size	Document Number	Rev
C	B85M01	A
Date	Tuesday, May 07, 2013	Sheet 4 of 43

Figure 8-1. G3 w/RTC Loss to S4/S5 (With Deep Sx Support) Timing Diagram



**Note:** VCCSUS rail ramps up later in comparison to VCCDSW due to assumption that SLP\_SUS# is used to control power to VCCSUS.

Figure 8-2. G3 w/RTC Loss to S4/S5 (Without Deep Sx Support) Timing Diagram





Figure 8-4. S3/M3 to S0 Timing Diagram



S5/Moff - S5/M3 Timing Diagram






Figure 8-3. S5 to S0 Timing Diagram




S0 to S5 Timing Diagram



**FOXCONN**  
FOXCONN PCEG

File  
Power On Sequence  
Size C Document Number B85M01 Rev A  
Date Tuesday, May 07, 2013 Sheet 6 of 43



STRAPPING Table

CPU side

CFG[17:0]	Description	
[2]	PCI Express static x16 lane numbering reversal	1: normal <b>Default</b> 0: lane numbers reversed
[6:5]	PCI Express Bifurcation	00: 1x8, 2x4 PCI Express 01: reserved 10: 2x8 PCI Express 11: 1x16 PCI Express <b>Default</b>

Strapping Options Peak

Option	Strapping Options	Remarks
0	0	Peak Cpu Reset to LP
1	1	Peak Cpu Reset to VCC
2	2	Peak Cpu Reset to WP

Table 34-6. PCH Digital Display Strapping Signals


Checklist Item	Recommendations	Direction	Comments
DDPC_CTRLDATA	Straps for digital port B, C and D.  For DisplayPort* - Should be pulled to 3.3V through a 2.2K W resistor to configure digital port.  For DVI/HDMI configuration, the signal should be routed through the level shifter to the display connector. The signal is pulled to 3V before the level shifter and 5V before the display connector through a 2.2K W resistor. This signal should always be routed longer than DDPC_CTRLCLK by an inch.  For DVI/HDMI configuration with the Cost Reduced level shifter, the signal should be routed through the pass gate sourced from 3.3V voltage. The signal is pulled to 3V before the pass gate and 5V before the display connector through a 2.2K W resistor and a Schottky diode. This signal should always be routed longer than DDPC_CTRLCLK by an inch. Also ensure schottky diode is not shared with DDPC_CTRLCLK.	BI	

Table 36-18.Strapping Signals (Sheet 1 of 2)


Name	Type	Recommendations	Reason/Impact
SPKR	I	<b>Default Mode:</b> Internal weak Pull-down.  <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2k-10k Ohm weak pull-up resistor.	
INIT3_3V#	I	Do not pull low.	
GPI055	I/O	<b>Default Mode:</b> Internal pull-up.  <b>Top Block Swap Mode:</b> Connect to ground with 4.7k Ohm weak pull-down resistor.	
SATA1GP/ GPI019/ GPI051	I/O	<b>Default (SPI)</b> Left both SATA1GP/GPI019 and GPI051 floating. No pull up required.  <b>Boot from PCI</b> Connect SATA1GP/GPI019 to ground with 1k Ohm pull-down resistor. Leave GPI051 Floating.  <b>Boot from LPC</b> Connect both SATA1GP/GPI019 and GPI051 to ground with 1k Ohm pull-down resistor.	If LPC is selected BIOS may still be placed on LPC, but all platforms with PCH require SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot.  Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN.
GPI053	I/O	Do not pull low. Connect to ground with 1k Ohm pull-down resistor.	ES1 strap for server platform ONLY
HDA_SDO	I/O	<b>Default</b> Do not pull high.  <b>Disable ME in Manufacturing Mode</b> Connect to VccSusHDA with 1k Ohm pull-up resistor through a jumper.	Flash descriptor Override
SPI_MOSI	I/O	Internal weak pull down.Do not pull high.	DMI RX Termination Voltage
SAAT3GP/ GPI037	I/O	<b>Enable TLS:</b> Pull up with 1k Ohm to VccSus3.3. <b>Default (Disable TLS):</b> Leave NC. Internal pull down.	TLS confidentiality
GPI08	I/O	Internal weak pull up.Do not pull low.	


Table 36-18.Strapping Signals (Sheet 2 of 2)

Name	Type	Recommendations	Reason/Impact
GPI062/ SUBCLK	I/O	Internal weak pull up. Do not pull low.	On die PLL voltage regulator
GPI036	I/O	Internal weak pull down. Do not pull high.	
DDPB_CTRL_DATA DDPC_CTRL_DATA DDPD_CTRL_DATA	I/O	Straps for digital ports B, C and D. For DisplayPort* - Should be pulled to 3.3V through a 2.2K ohms resistor to configure digital port. For DVI/HDMI configuration, the signal should be routed through the level shifter to the display connector. The signal is pulled to 3V before the level shifter and 5V before the display connector through a 2.2k ohms resistor. This signal should always be routed longer than SDVO/DDPC_CTRLCLK by an inch. For DVI/HDMI configuration with the Cost Reduced level shifter, the signal should be routed through the pass gate sourced from 3.3V voltage to the display connector. The signal is pulled to 3V before the pass gate and 5V before the display connector through a 2.2k ohms resistor. This signal should always be routed longer than SDVO/DDPC_CTRLCLK by an inch.	









  
**FOXCONN PCEG**

Title

GPIO Table

Size

Document Number

Rev

A2

**B85M01**

A

Date:

Tuesday, May 07, 2013


Sheet

8


of

43


**DDR3 CH-A**




## DDR3 CH-B























PCI EXPRESS X1 SLOT1


**PCI EXPRESS x16 SLOT**




Title			
PCIe 16X1X			
Size C	Document Number <b>B85M01</b>		Rev A
Date:	Tuesday, May 07, 2013	Sheet	16 of 43



## Intel CPU XDP Debug Connector



### Intel PCH XDP Debug Connector



**Table 3-1. Processor XDP Connector Pinout**

Pin	XDP Signal Name	Target Signal	I/O	Device	Pin	XDP Signal Name	Target Signal	I/O	Device
1	OSDRN_A0	PREFW	I/O	processor_4	1	OSDRN_C0	CHG15	I/O	processor_4
2	OSDRN_A1	PREFW	I/O	processor_4	2	OSDRN_C1	CHG16	I/O	processor_4
9	OSDRN_A10	BPMF[10]	I/O	processor_10	10	OSDRN_C10	CHG20	I/O	processor_10
10	OSDRN_A11	BPMF[11]	I/O	processor_11	11	OSDRN_C11	CHG21	I/O	processor_11
13	OSDRN_A3	NA	NA	NA	14	OSDRN_C3	CHG2	NA	NA
15	OSDRN_A12	BPMF[12]	I/O	processor_12	15	OSDRN_C12	CHG22	I/O	processor_12
16	OSDRN_A13	BPMF[13]	I/O	processor_13	16	OSDRN_C13	CHG23	I/O	processor_13
19	OSDRN_C0	NA	NA	NA	20	OSDRN_C0	NA	NA	NA
21	OSDRN_C0	CHG10	I/O	processor_21	22	OSDRN_C0	CHG6	I/O	processor_21
23	OSDRN_C0	CHG12	I/O	processor_23	24	OSDRN_C0	CHG8	I/O	processor_24
25	OSDRN_C0	NA	NA	NA	26	OSDRN_C0	NA	NA	NA
28	OSDRN_C10	CHG11	I/O	processor_28	29	OSDRN_C10	CHG4	I/O	processor_29
29	OSDRN_C11	CHG13	I/O	processor_29	30	OSDRN_C11	CHG5	I/O	processor_30
31	OSDRN_C0	NA	NA	NA	32	OSDRN_C0	NA	NA	NA
33	OSDRN_C12	BPMF[12]	I/O	processor_33	34	OSDRN_C12	CHG7	I/O	processor_34
35	OSDRN_C13	CHG14	I/O	processor_35	36	OSDRN_C13	CHG9	I/O	processor_36
37	OSDRN_C0	CHG15	I/O	processor_37	38	OSDRN_C0	CHG1	I/O	processor_38
39	NDIO0	WATSDOG	O	System	40	HTPC/HOOD0	BOLD_1#P	I	processor_40
41	ROCK7	ROCK7	O	System	42	HTPC/HOOD0	BOLD_1#N	I	processor_42
43	VCC_OB5_LAB	USB Voltage of the processor	O	processor_43	44	VCC_OB5_C0	VCCP Voltage of the processor	I	processor_44
45	ROCK0	CHRG0	O	System	46	HOOD0/ROCK0	RESET#	I	processor_46
47	ROCK3	CHRG3	O	System	48	ROCK7/DEB4	DEB4#	O	processor_48
49	OSDRN_C0	NA	NA	NA	50	OSDRN_C0	NA	NA	NA
51	OSDRN_C0	CHG1	I/O	processor_51	52	OSDRN_C0	CHG3	I/O	processor_52
53	CL11	NA	NA	NA	54	TRST#	TRST#	O	processor_54
55	TRST#	TRST#	O	processor_55	56	TRST#	TRST#	O	processor_56
57	TRST#	TRST#	O	processor_57	58	TMS	TMS	O	processor_58
59	TRST#	TRST#	O	processor_59	60	OSDRN_C0	CHG10	I/O	processor_60
61	TRST#	TRST#	O	processor_61	62	OSDRN_C0	CHG11	I/O	processor_62
63	TRST#	TRST#	O	processor_63	64	OSDRN_C0	CHG12	I/O	processor_64
65	TRST#	TRST#	O	processor_65	66	OSDRN_C0	CHG13	I/O	processor_66
67	TRST#	TRST#	O	processor_67	68	OSDRN_C0	CHG14	I/O	processor_68
69	TRST#	TRST#	O	processor_69	70	OSDRN_C0	CHG15	I/O	processor_70
71	TRST#	TRST#	O	processor_71	72	OSDRN_C0	CHG16	I/O	processor_72
73	TRST#	TRST#	O	processor_73	74	OSDRN_C0	CHG17	I/O	processor_74
75	TRST#	TRST#	O	processor_75	76	OSDRN_C0	CHG18	I/O	processor_76
77	TRST#	TRST#	O	processor_77	78	OSDRN_C0	CHG19	I/O	processor_78
79	TRST#	TRST#	O	processor_79	80	OSDRN_C0	CHG20	I/O	processor_80
81	TRST#	TRST#	O	processor_81	82	OSDRN_C0	CHG21	I/O	processor_82
83	TRST#	TRST#	O	processor_83	84	OSDRN_C0	CHG22	I/O	processor_84
85	TRST#	TRST#	O	processor_85	86	OSDRN_C0	CHG23	I/O	processor_86
87	TRST#	TRST#	O	processor_87	88	OSDRN_C0	CHG24	I/O	processor_88
89	TRST#	TRST#	O	processor_89	90	OSDRN_C0	CHG25	I/O	processor_90
91	TRST#	TRST#	O	processor_91	92	OSDRN_C0	CHG26	I/O	processor_92
93	TRST#	TRST#	O	processor_93	94	OSDRN_C0	CHG27	I/O	processor_94
95	TRST#	TRST#	O	processor_95	96	OSDRN_C0	CHG28	I/O	processor_96
97	TRST#	TRST#	O	processor_97	98	OSDRN_C0	CHG29	I/O	processor_98
99	TRST#	TRST#	O	processor_99	100	OSDRN_C0	CHG30	I/O	processor_100

Intel DMI LAI Footprint

### Intel DMI LAI Footprint

This is footprint only . BOM is Dummy



Change for FAB-B





Table 4-1. PCH XDP Connector Pinout

ID	XDP Ingress Name	Target Ingress	I/O	Device	ID	XDP Egress Name	Target Egress	I/O	Device
1	DPGPE_A1	DPGPE_A1	NA	NA	4	DPGPE_C1	DPGPE_C1	NA	NA
2	DPGPE_A2	DPGPE_A2	NA	NA	5	DPGPE_C2	DPGPE_C2	NA	NA
3	DPGPE_A3	DPGPE_A3	NA	NA	6	DPGPE_C3	DPGPE_C3	NA	NA
4	DPGPE_A4	DPGPE_A4	NA	NA	7	DPGPE_C4	DPGPE_C4	NA	NA
5	DPGPE_A5	DPGPE_A5	NA	NA	8	DPGPE_C5	DPGPE_C5	NA	NA
6	DPGPE_A6	DPGPE_A6	NA	NA	9	DPGPE_C6	DPGPE_C6	NA	NA
7	DPGPE_A7	DPGPE_A7	NA	NA	10	DPGPE_C7	DPGPE_C7	NA	NA
8	DPGPE_A8	DPGPE_A8	NA	NA	11	DPGPE_C8	DPGPE_C8	NA	NA
9	DPGPE_A9	DPGPE_A9	NA	NA	12	DPGPE_C9	DPGPE_C9	NA	NA
10	DPGPE_A10	DPGPE_A10	NA	NA	13	DPGPE_C10	DPGPE_C10	NA	NA
11	DPGPE_A11	DPGPE_A11	NA	NA	14	DPGPE_C11	DPGPE_C11	NA	NA
12	DPGPE_A12	DPGPE_A12	NA	NA	15	DPGPE_C12	DPGPE_C12	NA	NA
13	DPGPE_A13	DPGPE_A13	NA	NA	16	DPGPE_C13	DPGPE_C13	NA	NA
14	DPGPE_A14	DPGPE_A14	NA	NA	17	DPGPE_C14	DPGPE_C14	NA	NA
15	DPGPE_A15	DPGPE_A15	NA	NA	18	DPGPE_C15	DPGPE_C15	NA	NA
16	DPGPE_A16	DPGPE_A16	NA	NA	19	DPGPE_C16	DPGPE_C16	NA	NA
17	DPGPE_A17	DPGPE_A17	NA	NA	20	DPGPE_C17	DPGPE_C17	NA	NA
18	DPGPE_A18	DPGPE_A18	NA	NA	21	DPGPE_C18	DPGPE_C18	NA	NA
19	DPGPE_A19	DPGPE_A19	NA	NA	22	DPGPE_C19	DPGPE_C19	NA	NA
20	DPGPE_A20	DPGPE_A20	NA	NA	23	DPGPE_C20	DPGPE_C20	NA	NA
21	DPGPE_A21	DPGPE_A21	NA	NA	24	DPGPE_C21	DPGPE_C21	NA	NA
22	DPGPE_A22	DPGPE_A22	NA	NA	25	DPGPE_C22	DPGPE_C22	NA	NA
23	DPGPE_A23	DPGPE_A23	NA	NA	26	DPGPE_C23	DPGPE_C23	NA	NA
24	DPGPE_A24	DPGPE_A24	NA	NA	27	DPGPE_C24	DPGPE_C24	NA	NA
25	DPGPE_A25	DPGPE_A25	NA	NA	28	DPGPE_C25	DPGPE_C25	NA	NA
26	DPGPE_A26	DPGPE_A26	NA	NA	29	DPGPE_C26	DPGPE_C26	NA	NA
27	DPGPE_A27	DPGPE_A27	NA	NA	30	DPGPE_C27	DPGPE_C27	NA	NA
28	DPGPE_A28	DPGPE_A28	NA	NA	31	DPGPE_C28	DPGPE_C28	NA	NA
29	DPGPE_A29	DPGPE_A29	NA	NA	32	DPGPE_C29	DPGPE_C29	NA	NA
30	DPGPE_A30	DPGPE_A30	NA	NA	33	DPGPE_C30	DPGPE_C30	NA	NA
31	DPGPE_A31	DPGPE_A31	NA	NA	34	DPGPE_C31	DPGPE_C31	NA	NA
32	DPGPE_A32	DPGPE_A32	NA	NA	35	DPGPE_C32	DPGPE_C32	NA	NA
33	DPGPE_A33	DPGPE_A33	NA	NA	36	DPGPE_C33	DPGPE_C33	NA	NA
34	DPGPE_A34	DPGPE_A34	NA	NA	37	DPGPE_C34	DPGPE_C34	NA	NA
35	DPGPE_A35	DPGPE_A35	NA	NA	38	DPGPE_C35	DPGPE_C35	NA	NA
36	DPGPE_A36	DPGPE_A36	NA	NA	39	DPGPE_C36	DPGPE_C36	NA	NA
37	DPGPE_A37	DPGPE_A37	NA	NA	40	DPGPE_C37	DPGPE_C37	NA	NA
38	DPGPE_A38	DPGPE_A38	NA	NA	41	DPGPE_C38	DPGPE_C38	NA	NA
39	DPGPE_A39	DPGPE_A39	NA	NA	42	DPGPE_C39	DPGPE_C39	NA	NA
40	DPGPE_A40	DPGPE_A40	NA	NA	43	DPGPE_C40	DPGPE_C40	NA	NA
41	DPGPE_A41	DPGPE_A41	NA	NA	44	DPGPE_C41	DPGPE_C41	NA	NA
42	DPGPE_A42	DPGPE_A42	NA	NA	45	DPGPE_C42	DPGPE_C42	NA	NA
43	DPGPE_A43	DPGPE_A43	NA	NA	46	DPGPE_C43	DPGPE_C43	NA	NA
44	DPGPE_A44	DPGPE_A44	NA	NA	47	DPGPE_C44	DPGPE_C44	NA	NA
45	DPGPE_A45	DPGPE_A45	NA	NA	48	DPGPE_C45	DPGPE_C45	NA	NA
46	DPGPE_A46	DPGPE_A46	NA	NA	49	DPGPE_C46	DPGPE_C46	NA	NA
47									




Change for FAB-B



Change for FAB-B








**SATA3.0**


Pin	Label
1	SATA_TXP3
2	SATA_TXN3
3	C70
4	10uF
5	25V, TXP3, +/-10%
6	SATA_TXP2
7	SATA_TXN2
8	SATA_RXN2
9	SATA_RXP2

**SATA4.0**

Pin	Label
1	SATA_TXP3
2	SATA_TXN3
3	C74
4	10uF
5	25V, TXP3, +/-10%
6	SATA_TXP2
7	SATA_TXN2
8	SATA_RXN3
9	SATA_RXP3






Board ID	ID0	ID1	ID2	ID3	ID4	ID5
6KS3HM	1	1	1	1	1	0
6KS3HD	1	1	0	1	1	0














## Lynx Point I/O Flexibility

- New architecture allows some I/O Ports to be configured at time of system design



- I/O Flexibility is configured via soft strap
- 00b or 01b: Assign muxed signal to desired port  
10b: Reserved  
11b: Assign desired port based on GPIO
- Example of soft strap settings
- | GPIO      | GPIO      | GPIO      | GPIO      |
|-----------|-----------|-----------|-----------|
| GPIO70    | GPIO71    | GPIO66    | GPIO68    |
| B: USB3 3 | B: USB3 4 | B: PCH 1  | B: PCH 2  |
| L: PCH 1  | L: PCH 2  | L: SATA 4 | L: SATA 5 |




### No Reboot Mode

SPER (IN-PD)	Description
High	No reboot mode: Enable
Low	No reboot mode: Disable



### TLS Confidentiality

GPIO37 (IN-PD)	Description
High	NE Crypto TLS cipher suite with confidentiality
Low	NE Crypto TLS cipher suite with no confidentiality




### Topblock Swap Mode

GPIO55 (IN-PD)	Description
High	Topblock swap mode: Disable
Low	Topblock swap mode: Enable




### DMI Rx Termination

GPIO36 (IN-PD)	Description
Low	DMI Rx Termination Voltage




### Boot BIOS Destination Selection

GPIO51 (IN-PD)	SATA1GP/GP19 (IN-PD)	Description
Low	Low	Flash cycle routed to LPC
High	Low	Flash cycle routed to PCI
High	High	Flash cycle routed to SPI




### On-Die PLL Voltage Regulator


GPIO62/SUSCLK (IN-PD)	Description
High	Regulator is enabled.
Low	Regulator is disabled.



PCH7-Strapping Option		
Size C	Document Number B85M01	Rev A
Date: Tuesday, May 07, 2013	Sheet 28 of 43	




# PCI 1



IRQ: A B C D  
IDSEL: AD16  
REQ/GNT: 0




PCI BUS if use 5V external pull up resistor is 2.7K



2010.6.22 update


K\_PCI\_AD[31:0]

K\_PCI\_CBE#0  
K\_PCI\_CBE#1  
K\_PCI\_CBE#2  
K\_PCI\_CBE#3



FOXCONN PCEG


File		
PCI SLOT X2		
Size	Document Number	Rev
C	B85M01	A
Date		
Tuesday, May 07, 2013		
Sheet 27 of 43		









## Front USB1





## Front\_USB2




From Dummy to Reserved with EMC require for FAB-



From Dummy to Reserved with EMC require for FAB-





Front\_Audio

31 MIC II

31 A\_MIC2\_L

31 A\_MIC2\_R

31 A\_MIC2\_ID

31 A\_MIC2\_JD

31 A\_LINE2\_L

31 A\_LINE2\_ID

31 A\_LINE2\_JD

LINE II

F.AUDIO1

Header ZX5\_8

3D9V\_SYS

R461 0.2K +/-1%

C133 0.1uF

GND


31 A\_FP\_AUDIO\_PRESENCE#

21,31

Add C133 0.1uF for FAB-B



# **SPI SOCKET Primary**



Support Quad Read I/O Rom parts. (Beaware of 2nd source need to be support Quad I/O read)

**SPI ROMs (move to BOM DIP for factory process)**

## **3. PIN CONFIGURATION SOIC 150 / 208-MIL**




Figure 1a. W25Q16CV Pin Assignments, 8-pin SOIC 150 / 208-mil (Package Code SN & SS)

## **PIN DESCRIPTION SOIC 150/208-MIL, PDIP 300-MIL AND WSON 6X5-MM**

PIN NO.	PIN NAME	I/O	FUNCTION
1	/CS	I	Chip Select Input
2	DO (IO1)	I/O	Data Output (Data Input Output 1)* <sup>1</sup>
3	/WP (IO2)	I/O	Write Protect Input ( Data Input Output 2)* <sup>2</sup>
4	GND		Ground
5	DI (IO0)	I/O	Data Input (Data Input Output 0)* <sup>1</sup>
6	CLK	I	Serial Clock Input
7	/HOLD (IO3)	I/O	Hold Input (Data Input Output 3)* <sup>2</sup>
8	VCC		Power Supply


\*1 IO0 and IO1 are used for Standard and Dual SPI instructions

\*2 IO0 – IO3 are used for Quad SPI instructions




**FOXCONN PCEG**

SPI Socket_ROM		
Size C	Document Number <b>B85M01</b>	Rev A
Date: Tuesday, May 07, 2013	Sheet 33 of 43	







## CPU FAN




**SYS FAN**





## TPM



## 24 PIN ATX CONNECTOR




## FRONT PANEL HEADER











### +V\_1.05\_PCH



### +V\_1.05\_PCH ENABLE CIRCUIT



### +V\_1P5\_PCH




20120830  
Support Intel Small Business Advantage  
Platforms that support M3 power states without the ability to  
communicate with Intel ME via LAN

20120829 Change ME Power IC

	S5	S0
S_SLP_M#	S_SLP_M#-L Q107导通	S_SLP_M#-H Q107截止
1D05_ME_EN	1D05_ME_EN-H UP2-Shutdown	1D05_ME_EN-L UP2-Work

20120914 For ME Reserved

20120830 1.05V\_ME UP2 Change from RT8068 to RT8015AGQW  
1.5V\_PCH UP8 Change from APL5932AKAI-TRG to RT9045GSP




**FOXCONN**  
FOXCONN PCEG

File		
1.05V_PCH/ME		
Size	Document Number	Rev
C	B85M01	A
Date:	Tuesday, May 07, 2013	Sheet 39 of 43


## 5V\_DUAL

SW	ST02	ATX_PWRGD	5V_DUAL	5V_SB	5V_SB_P
B	B	B	B	B	B
B	B	L	L	L	B
L	L	B	B	L	B




## 3D3V\_SB

Max. output current = 3A



$V_{out} = V_{ref} (1 + R2/R1) + I_{adj} R2$   
 $R1$  is Up Resistor.  
 $I_{adj} = 50\mu A$   
 $V_{ref} = 1.25V$



## 3D3V\_DUAL




**FOXCONN**  
**FOXCONN PCEG**

File	5V_DUAL/3D3V_DUAL	Rev
Size	Document Number	B85M01
C	Date	Tuesday, May 07, 2013
	Sheet	40 of 43

Max=40A  
27A in design guide



Output voltage: +0.75VRUN +/-5%  
Output current: 1.5A



Title			
V_SM			
Size	Document Number	Rev	
C	B85M01	A	
Date:	Tuesday, May 07, 2013	Sheet	41 of 43





Size C	Document Number <b>B85M01</b>	Rev A
Date: Tuesday, May 07, 2013	Sheet 43	of 43